



NO.PT-A-005-7



History of Version

Date	Ver.	Description	Page	Design by
2007/9/6	0	Mass Production	-	LEO
2008/1/22	A	Add conductive double tape	LCM Drawing	Xuequn



Contents

1. SPECIFICATIONS

- 1.1 Features
- **1.2 Mechanical Specifications**
- **1.3 Absolute Maximum Ratings**
- **1.4 DC Electrical Characteristics**
- **1.5 Optical Characteristics**
- **1.6 Backlight Characteristics**
- **1.7 Touch Panel Characteristics**

2. MODULE STRUCTURE

- 2.1 Counter Drawing
- 2.2 Interface Pin Description
- 2.3 Timing Characteristics
- 2.4 Instruction Table

3. QUALITY ASSURANCE SYSTEM

- 3.1 Quality Assurance Flow Chart
- 3.2 Inspection Specification

4. RELIABILITY TEST

4.1 Reliability Test Condition

5. PRECAUTION RELATING PRODUCT HANDLING

- 5.1 Safety
- 5.2 Handling
- 5.3 Storage
- 5.4 Terms of Warranty

Appendix : LCM Drawing

Packaging

Note : For detailed information please refer to IC data sheet :

Primacy(TFT LCD) : Renesas--R61505U



1. SPECIFICATIONS

1.1 Features

Main LCD panel

Item	Standard Value	
Display Type	240 *(R 、G 、B) * 320 Dots	
LCD Type	a- si TFT, Positive, Transmissive	
Screen size(inch)	3.2 (Diagonal)	
Viewing Direction	9 O'clock	
Color configuration	R.G.B. vertical stripe	
Backlight	White LED B/L	
Interface	8/16Bits data bus(i80 System Interface)	
Other(controller/driver IC)	R61505U	

1.2 Mechanical Specifications

Item	Standard Value	Unit
Outline Dimension	57.54 (W) * 79.2 (L) * 4.6 (H)	mm

LCD panel

Item	Standard Value	Unit
Active Area	48.6 (W) * 64.8 (L)	mm

Touch panel

Item	Standard Value	Unit
Viewing Area	51.2(W) * 71.85 (L)	mm
Active Area	49.6 (W) * 70.55 (L)	mm

Note : For detailed information please refer to LCM drawing



1.3 Absolute Maximum Ratings

Module

Item	Symbol	Condition	Min.	Max.	Unit
System Dower Supply Voltage	VDD	-	-0.3	4.6	V
System Fower Supply Voltage	VGH-VGL	-	-0.3	30	V
Input Voltage	Vı	-	-0.3	VDD +0.3	V
Operating Temperature	Тор	Without T/P	-20	70	°C
Storage Temperature	Тѕт	Without T/P	-30	80	°C
Storage Humidity	HD	Ta < 40 °C	20	90	%RH

1.4 DC Electrical Characteristics

Module				GND =	= 0V, Ta=2	25°C
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Power Supply Voltage	VDD	-	-	2.8	-	V
Input High Voltage	V _{IH}	-	0.8*VDD	-	VDD	V
Input Low Voltage	VIL	-	-0.3	I	0.2*VDD	V
Output High Voltage	V _{OH}	-	0.8*VDD	-	-	V
Output Low Voltage	V _{OL}	-	0	-	0.2*VDD	V
	חחו	VDD =2.8 V Pattern= full display	-	13.5	-	mA
Supply Current		VDD =2.8 V Pattern= black *1		16.5	25	mA
Power Consumption	PW	-	-	38	-	mW

Note1:Maximum current display



1.5 Optical Characteristics

TET I CD nanol

TFT LCD panel							Т	a=25°C
Item		Symbol	Condition	Min.	Тур.	Max.	unit	
Response time	Rise Fall	Tr +Tf	Ta = 25°C θX, θY = 0°	-	30	-	ms	Note2
	Тор	θY+	CD > 10	-	50	-		
Viewing angle	Bottom	θY-		-	50	-	Dog	Noto4
viewing angle	Left	θХ-	CR 2 10	-	45	-	Deg.	NOLE4
	Right	θX+	50 -					
Contrast ratio	0	CR		200	250	-	-	Note3
	\//bito	Х		0.25	0.30	0.35		
	VVIIICE	Y	Ta = 25°C θX θY = 0°	0.27	0.32	0.37	-	Note1
Color of CIE	Red	Х		0.57	0.62	0.67		
Coordinate		Y		0.31	0.36	0.41		
(With LCD & touch	Green	Х	07,01 = 0	0.27	0.32	0.37		NOLET
panel on)		Y		0.55	0.60	0.65		
		Х		0.10	0.15	0.20		
	Diue	Y		0.04	0.09	0.14		
Average Brightness Pattern=white display (With B/L & touch panel on)		IV	IF=100 mA	180	200	-	cd/m2	Note1
Uniformity (With B/L & touch panel on)		∆B	IF=100 mA	80	-	-	%	Note1
NTSC				50			%	Note1

Note1:

 △B=B(min) / B(max)
 Measurement Condition for Optical Characteristics:
 a : Environment: 25°C ±5°C / 60±20%R.H⁻, no wind⁻, dark room below 10 Lux at typical lamp surrent and typical operating frequency. \Rightarrow : Measurement Distance: 500 ± 50 mm \Rightarrow (θ = 0°) \Rightarrow : Equipment: TOPCON BM-7 fast \Rightarrow (field 1°) \Rightarrow after 10 minutes operation. \Rightarrow : The uncertainty of the C.I.E coordinate measurement ±0.01 \Rightarrow Average Brightness ± 4%





Colorimeter=BM-7 fast



Note2: Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white"(falling time) and from "white" to "black"(rising time), respectively. The response time is defined as the time interval between the 10% and 90% of Amplitudes.

Refer to figure as below:



Note3: Definition of contrast ratio:

Contrast ratio is calculated with the following formula

Photo detector output when LCD is at "White" state

Contrast ratio (CR) =

Photo detector output when LCD is at "Black" state

Note4: Definition of viewing angle: Refer to figure as below:





1.6 Backlight & LED Characteristics

LCD Module with LED Backlight

Maximum Ratings

Item	Symbol	Conditions	Min.	Max.	Unit
Forward Voltage	VF	Ta =25 ℃	-	4	V
Forward Current	IF	Ta =25 ℃	-	150	mA
Reverse Voltage	VR	Ta =25 ℃	-	5	V
Power Dissipation	PD	Ta =25 ℃	-	600	mW

Electrical / Optical Characteristics

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Forward Voltage	VF		-	3.3	3.6	V
Average Brightness (Without LCD)	IV	IF= 100mA	3400	4000	-	cd/m ²
Color of CIE Coordinate	Х		-	0.28	-	
(without LCD)	Y		-	0.28	-	-
Color		·	White	<u>.</u>	·	<u>.</u>





1.7 Touch Panel Characteristics

General Standard Specification

Item	Specification
Input Method	Finger or Stylus pen.
ITO Glass(mm)	T=0.7 (mm).
ITO Film (μm)	T=180(μm).
Operating Temperature Range	-20℃~60℃,20~90%RH.
Storage Temperature Range	-40°C ~40°C ,< 90%RH, 41°C ~70°C ,< 60%RH.,
Surface Hardness	3H-pressure 500gf,45deg
Transparency	>82%.
Operation life	Tapping durability >1,000,000 times. Pen sliding durability >100,000 times.

Electrical Characteristic Specification

Item	Specification
Operating Voltage	DC 5V
Insulation Resistance	>20MΩ
Terminal Resistance	Film: 350-650 Ω
Terminal Resistance	Glass: 120-430 Ω
Linearity	Less than 1.5%
Chattering Time	Less than 10 ms



2. MODULE STRUCTURE

2.1 Counter Drawing

2.1.1 LCM Mechanical Diagram

- * See Appendix
- 2.1.2 Block Diagram





2.2 Interface Pin Description

Pin No	Symbol	Function
1	GND	System Ground.(0V)
2	VDD	Power supply(+2.8V)
3	VDD	Power supply(+2.8V)
4	CS	When CS=Low,Input/Output of Data/Command is enabled.
5	RS	Command / Display data selection High=Indicates that display data Low=Indicates that display data
6	WR	Connect WR signal. Active "L".
7	RD	Connect RD signal. Active "L".
8	REST	Reset input pin for TFT LCD. When RESET is "L", initialization is executed.
9	DBD0	
10	DBD1	
11	DBD2	
12	DBD3	
13	DBD4	
14	DBD5	
15	DBD6	
16	DBD7	16Bit Data Bus
17	DBD8	
18	DBD9	
19	DBD10	
20	DBD11	
21	DBD12	
22	DBD13	
23	DBD14	
24	DBD15	



Pin No.	Symbol	Function
25	GND	System Ground.(0V)
26	Y-	Touch Panel output pin
27	X-	Touch Panel output pin
28	Y+	Touch Panel output pin
29	X+	Touch Panel output pin
30	LED-1	Backlight LED cathode input pin.
31	LED-2	Backlight LED cathode input pin.
32	LED-3	Backlight LED cathode input pin.
33	LED-4	Backlight LED cathode input pin.
34	LED-5	Backlight LED cathode input pin.
35	LED-A	Backlight LED anode input pin
36	LED-A	Backlight LED anode input pin
37	GND	System Ground.(0V)



2.3 Timing Characteristics

80-Sysyem Bus Operation



Note 1) PWLW and PWLR are defined by the overlap period when CS* is "Low" and WR* or RD* is "Low". Note 2) Unused DB pins must be fixed at "IOVcc 1" or "IOGND 1".

Item		Symbol	Unit	Timing Diagram	Min.	Тур.	Max.
Bus cycle time	Write	tcycw	(ns)	Figure 93	125	17	070
	Read	tever	ns	Figure 93	450	12	(.)
Write low-level	pulse width	PWLW	ns	Figure 93	45		
Read low-level	pulse width	PWLR	ns	Figure 93	170	1	-
Write high-level	pulse width	PWHW	ns	Figure 93	70		
Read high-level	pulse width	PWHR	ns	Figure 93	250	2	-
Write/Read rise	/ fall time	twrar, wrar	ns	Figure 93	-	ā	25
Setup tim <u>e</u>	Write(RS~CS,WR)		ns	Figure 93	0	-	-
	Read (RS~CS,WR)	TAS	ns	Figure 93	10	2	143) 143
Address Hold Tir	ne	tан	ns	Figure 93	2	220	
Write data setup	time	tosw	ns	Figure 93	25	-	2
Write data hold t	ime	tн	ns	Figure 93	10	1.7	-
Read data delay	time	TODR	ns	Figure 93	-	6 7 3	150
Read data hold t	ime	tDHR	ns	Figure 93	5	-	-

PH240320T-030-XP1Q

POWERTIP

2.4 Instruction Table

LCD-IC : R61505U

dex	Command	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
_	Index	*	*	*	*	*	*	*	*	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
0H	Device Code Read	0	0	0	1	0	1	0	1	0	0	0	0	0	1	0	1
1H	Driver Output Control	0	0	0	0	0	SM (0)	0	SS (0)	0	0	0	0	0	0	0	0
2H	LCD Driver [—] Waveform Control	0	0	0	0	0	1 (1)	BC0 (0)	EOR (0)	0	0	0	0	0	0	0	NW0 (0)
3H	Entry mode	TRIREG (0)	DFM (0)	0	BGR (0)	0	0	HWM (0)	0	ORG (0)	0	ID1 (1)	ID0 (1)	AM (0)	0	0	0
4H	Resize control	0	0	0	0	0	0	RCV[1] (0)	RCV[0] (0)	0	0	RCH[1] (0)	RCH[0] (0)	0	0	RSZ[1] (0)	RSZ[0] (0)
H-06 H	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited								
7H	Display Control 1	0	0	PTDE[1] (0)	PTDE[0] (0)	0	0	0	BASEE (0)	0	VON (0)	GON (0)	DTE (0)	COL (0)	0	D[1] (0)	D[0] (0)
8H	Display Control 2	0	0	0	0	FP[3] (1)	FP[2] (0)	FP[11] (0)	FP[0] (0)	0	0	0	0	BP[3] (1)	BP[2] (0)	BP[1] (0)	BP[0] (0)
9H	Display Control 3	0	0	0	0	0	PTS[2] (0)	PTS[1] (0)	PTS[0] (0)	0	0	PTG[1] (0)	PTG[0] (0)	ISC[3] (0)	ISC[2] (0)	ISC[1] (0)	ISC[0] (0)
AH	Display Control 4	0	0	0	0	0	0	0	0	0	0	0	0	FMARK OE(0)	FMI[2] (0)	FMI[1] (0)	FMI[0] (0)
BH	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited
СН	External Displaly Interface Control 1	0	ENC[2] (0)	ENC[1] (0)	ENC[0] (0)	0	0	0	RM (0)	0	0	DM[1] (0)	DM[0] (0)	0	0	RIM[1] (0)	RIM[0] (0)
DH	Frame Marker Control	0	0	0	0	0	0	0	FMP[8] (0)	FMP[7] (0)	FMP[6] (0)	FMP[5] (0)	FMP[4] (0)	FMP[3] (0)	FMP[2] (0)	FMP[1] (0)	FMP[0] (0)
EH	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting	Setting inhibited	Setting	Setting	Setting	Setting	Setting	Setting	Setting inhibited
FH	External Displaly Interface Control 2	0	0	0	0	0	0	0	0	0	0	0	VSPL (0)	HSPL (0)	0	EPL (0)	DPL (0)
0H	Power Control	0	0	0	SAP (0)	BT[3] (0)	BT[2] (0)	BT[1] (0)	BT[0] (0)	APE (0)	0	AP[1] (0)	AP[0] (0)	0	DSTB (0)	SLP (0)	0
1H	Power Control	0	0	0	0	0	DC1[2] (1)	DC1[1] (1)	DC1[0] (0)	0	DC0[2] (1)	DC0[1] (1)	DC0[0] (0)	0	VC[2] (0)	VC[1] (0)	VC[0] (0)
2H	Power Control 3	0	0	0	0	0	0	0	VCMR[0] (0)	VREG1 R (0)	0	PSON (0)	PON (0)	VRH[3] (0)	VRH[2] (0)	VRH[1] (0)	VRH[0] (0)
3H	Power Control 4	0	0	0	VDV[4] (0)	VDV[3] (0)	VDV[2] (0)	VDV[1] (0)	VDV[0] (0)	0	0	0	0	0	0	0	0
H-16 H	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited
7H	Power Control 5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PSE (0)
H-1F	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited
0H	RAM Address Set(Horizontal)	0	0	0	0	0	0	0	0	AD[7]	AD[6]	AD[5]	AD[4]	AD[3]	AD[2]	AD[1]	AD[0]
1H	RAM Address Set(Vertical)	0	0	0	0	0	0	0	AD[16] (0)	AD[15] (0)	AD[14] (0)	AD[13] (0)	AD[12] (0)	AD[11] (0)	AD[10] (0)	AD[9] (0)	AD[8] (0)

POWER Write Data 2Hto/Read Data RAM write data(WD17-0)/RAM read data(RD17-0) bits are allocated to different data bus according to the format of selected interface from GRAM dex Command IB15 IB14 IB13 IB12 IB11 IB10 IB9 IB8 IB7 IB6 IB5 IB4 IB3 IB2 IB1 IB0 Setting H-27 Setting Setting Setting inhibited Н inhibited NVM Read UID[3] UID[2] UID[1] UID[0] 8H 0 0 0 0 0 0 0 0 Û 0 0 0 Data 1 (0) (0)(0) (0) VCM1[2 VCM1[1 NVM Read VCM1[4 VCM1[3 VCM1[0 9H 0 0 0 0 0 0 0 0 0 0 0] (0) Data 2] (0)] (0)] (0)] (0) NVM Read VCMSE VCM2[4 VCM2[3 VCM2[2 VCM2[1 VCM2[0 0 0 0 0 0 0 0 0 0 0 AH Data 3 L (0)] (0)] (0)] (0)] (0)] (0) Setting Setting Setting H-2F Setting inhibited Η inhibited POKP1[2 POKP1[1 P0KP1[0 P0KP0[2 P0KP0[1 P0KP0[0 γ Control 1 0 0 0H0 0 0 0 0 0 0 0] (0)] (0)] (0)] (0)] (0)] (0) POKP3[2 P0KP3[POKP3[(P0KP2[2 P0KP2[1 P0KP2[0 γ Control 2 1H 0 0 0 0 0 0 0 0 0 0] (0)] (0)] (0)] (0)] (0)] (0) POKP5[2 POKP5] POKP5[0 P0KP4[2 P0KP4[1 P0KP4[0 0 0 0 0 0 0 2H γ Control 3 0 0 0 0 1 (0)] (0) 1(0)] (0) 1 (0) 1 (0) P0FP1[1 POFP1[0 P0FP0[1 P0FP0[0 0 0 0 0 0 0 0 0 0 3H γ Control 4 0 0 0] (0)] (0)] (0)] (0) P0FP3[1 P0FP3[0 P0FP2[1 P0FP2[0 0 0 0 4H0 0 0 0 0 0 0 0 0 γ Control 5] (0)] (0)] (0)] (0) PORP1[2 PORP1[1 PORP1[0 PORPO[2 PORPO[1 PORPO[0 5H γ Control 6 0 0 0 0 0 0 0 0 0 0 1 (0)] (0) 1 (0) 1 (0)] (0)] (0) VORP1[VORP1[VORP1[VORP1 VORP1 VORP0[VORP0[VORPO[VORP0[V0RP0[6H γ Control 7 0 0 0 0 0 0 0] (0) 4](0) 3](0) 2](0) 1](0) 4] (0) 3] (0) 2](0) 1](0) 0](0) P0KN1 P0KN1[P0KN1 P0KN0[P0KN0[P0KN0 7H γ Control 8 0 0 0 0 0 0 0 0 0 0 2](0) 1](0)0] (0) 2](0) 1](0)0](0) P0KN3[P0KN3 P0KN3 P0KN2[P0KN2[P0KN2 8H γ Control 9 0 0 0 0 0 0 0 0 0 0 2](0) 1](0) 0] (0) 2](0) 1](0) 0](0) P0KN5[P0KN5 P0KN5[P0KN4[P0KN4[P0KN4[0 0 0 0 0 9H γ Control 10 0 0 0 0 0 1](0) 0] (0) 2](0) 0](0) 2](0) 1(0)P0FN1[1 P0FN1[0 P0FN0[1 P0FN0[0 AH γ Control 11 0 0 0 0 0 0 0 0 0 0 0 0] (0)] (0)] (0)] (0) POFN3[POFN3[0 P0FN2[1 P0FN2[0 BH γ Control 12 0 0 0 0 0 0 0 0 0 0 0 0](0)] (0)] (0)] (0) PORN1[P0RN1 P0RN1 PORNO[PORNO PORNO 0 CH γ Control 13 0 0 0 0 0 0 0 0 0 2](0) 1](0) 0] (0) 2](0) 1](0) 0](0) V0RN0[0 V0RN1[4 V0RN1[3 V0RN1[2 V0RN1[VORN1[(V0RN0[4 V0RN0[3 V0RN0[2 V0RN0[1 0 0 0 0 0 DH γ Control 14 0](0)](0)](0)](0)](0)](0)] (0) (0)](0)](0) H-3F Setting inhibited Н inhibited Window Horizontal HAS[7] HAS[6] HAS[5] HAS[4] HAS[3] HAS[2] HAS[1] HAS[0] 0H0 0 0 0 0 0 0 0 RAM (0)(0)(0)(0)(0)(0)(0)(0)Address(Start Address) Window Horizontal HEA[7] HEA[6] HEA[5] HEA[4] HEA[3] HEA[2] HEA[1] HEA[0] 0 1HRAM 0 0 0 0 0 0 0 (1) (1) (1)(0)(1)(1)(1)(1) Address(End Address) Window Vertical RAM VSA[8] VSA[7] VSA[6] VSA[5] VSA[4] VSA[3] VSA[2] VSA[1] VSA[0] 0 0 2H0 0 0 0 0 Address(Start (0)(0)(0)(0)(0)(0)(0)(0)(0)Address) Window VEA[7] VEA[6] VEA[5] VEA[4] VEA[3] VEA[2] VEA[1] VEA[0] Vertical RAM VEA[8] 3H0 0 0 0 0 0 0 Address(End (1)(0) (0) (1) (1)(1) (1) (1) (1) Address)



H-5F H	Setting inhibited	Setting inhibited															
dex	Command	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
0H	Driver Output Control	GS(0)	0	NL[5] (0)	NL[4] (0)	NL[3] (0)	NL[2] (0)	NL[1] (0)	NL[0] (0)	0	0	SCN[5] (0)	SCN[4] (0)	SCN[3] (0)	SCN[2] (0)	SCN[1] (0)	SCN[0] (0)
1H	Base Image Display Control	0	0	0	0	0	0	0	0	0	0	0	0	0	NDL (0)	VLE (0)	REV (0)
H-69 H	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited
AH	Vertical Scroll Control	0	0	0	0	0	0	0	VL[8] (0)	VL[7] (0)	VL[6] (0)	VL[5] (0)	VL[4] (0)	VL[3] (0)	VL[2] (0)	VL[1] (0)	VL[0] (0)
H-6F H	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited
0H	Partial Image 1 Display Position	0	0	0	0	0	0	0	PTDP0[8] (0)	PTDP0[7] (0)	PTDP0[6] (0)	PTDP0[5] (0)	PTDP0[4] (0)	PTDP0[3] (0)	PTDP0[2] (0)	PTDP0[1] (0)	PTDP0[0] (0)
1H	RAM RAM Address(Start Line Address)	0	0	0	0	0	0	0	PTSA0[8] (0)	PTSA0[7] (0)	PTSA0[6] (0)	PTSA0[5] (0)	PTSA0[4] (0)	PTSA0[3] (0)	PTSA0[2] (0)	PTSA0[1] (0)	PTSA0[0] (0)
2H	Partial Image 1 RAM Address(End Line Address)	0	0	0	0	0	0	0	PTEA0[8](0)	PTEA0[7](0)	PTEA0[6](0)	PTEA0[5](0)	PTEA0[4](0)	PTEA0[3](0)	PTEA0[2](0)	PTEA0[1](0)	PTEA00
3Н	Partial Image 2 Display Position	0	0	0	0	0	0	0	PTDP1[8] (0)	PTDP1[7] (0)	PTDP1[6] (0)	PTDP1[5] (0)	PTDP1[4] (0)	PTDP1[3] (0)	PTDP1[2] (0)	PTDP1[1] (0)	PTDP1[0] (0)
4H	Partial Image 2 RAM Address(Start Line Address)	0	0	0	0	0	0	0	PTSA1[8] (0)	PTSA1[7] (0)	PTSA1[6] (0)	PTSA1[5] (0)	PTSA1[4] (0)	PTSA1[3] (0)	PTSA1[2] (0)	PTSA1[1] (0)	PTSA1[0] (0)
5H	Partial Image 2 RAM Address(End Line Address)	0	0	0	0	0	0	0	PTEA1[8](0)	PTEA1[7] (0)	PTEA1[6](0)	PTEA1[5](0)	PTEA1[4](0)	PTEA1[3](0)	PTEA1[2](0)	PTEA1[1](0)	PTEA10
H-8F H	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited
0H	Panel Interface Control 1	0	0	0	0	0	0	DIVI[1] (0)	DIVI[1] (0)	0	0	0	RTNI[4] (1)	RTNI[3] (0)	RTNI[2] (0)	RTNI[1] (0)	RTNI[0] (0)
1H	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited
2H	Panel Interface Control 2	0	0	0	0	0	NOWI[2] (0)	NOWI[1] (0)	NOWI[0] (0)	0	0	0	0	0	0	0	0
3H	Panel Interface Control 3	0	0	0	0	0	0	VEQWI[1](0)	VEQWI0	0	0	0	0	0	MCPI[2] (0)	MCPI[1] (0)	MCPI[0] (0)
4H	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited
5H	Panel Interface Control 4	0	0	0	0	0	0	DIVE[1] (1)	DIVE[0] (0)	0	0	RTNE[5] (0)	RTNE[4] (1)	RTNE[3] (1)	RTNE[2] (1)	RTNE[1] (1)	RTNE[0] (0)
6H	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited
7H	Panel Interface Control 5	0	0	0	0	NOWE[3] (0)	NOWE[2] (0)	NOWE[1] (0)	NOWE[0] (0)	0	0	0	0	0	0	0	0

PH240320T-030-XP1Q



8H	Panel Interface Control 6	0	0	0	0	0	0	0	0	0	0	0	0	0	MCPE[2] (0)	MCPE[1] (0)	MCPE[0] (0)
dex	Command	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
H-9F H	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited
.0H	NVM Access Control 1	0	0	0	0	0	0	0	0	TE (0)	0	EOP[1] (0)	EOP[0] (0)	0	0	EAD[1] (0)	EAD[0] (0)
.1H	NVM Access Control 2	0	0	0	0	0	0	0	0	ED7 (0)	0	0	ED4 (0)	ED3 (0)	ED2 (0)	ED1 (0)	ED0 (0)
H-A3 H	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited
.4H	Calibration Control	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	CALB (0)
H-A TH	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited
H-F* H	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited	Setting inhibited



3. QUALITY ASSURANCE SYSTEM

3.1 Quality Assurance Flow Chart





Item	Customer	Sales	R&D	Q.A	Manufactu ring	Product control	Purchase	Inventory control
Sales Service	Info	► Claim sis report	[Trackin	Failure an Corrective	alysis action		
Q.A Activity	 ISO 9001 Equipment Standardi 	Maintenan nt calibratio zation Man	ce Activities n agement	s 2. Pr 4. Ec	ocess improv lucation And	vement prop I Training A	oosal ctivities	



3.2 Inspection Specification

- ◆Scope : The document shall be applied to TFT-LCD Module for less than 3.5" (Ver.02).
- ◆Inspection Standard : MIL-STD-105E Table Normal Inspection Single Sampling Level Ⅱ.
- ◆Equipment : Gauge、MIL-STD、Powertip Tester、Sample
- ◆Defect Level : Major Defect AQL : 0.4 ; Minor Defect AQL : 1.5
- ♦OUT Going Defect Level : Sampling.
- Standard of the product appearance test :
 - a. Manner of appearance test :
 - (1). The test best be under 20W×2 fluorescent light , and distance of view must be at 30 cm.
 - (2). The test direction is base on about around 45° of vertical line.



(3). Definition of area.



A area : viewing area

B area : Outside of viewing area

(4). Standard of inspection : (Unit : mm)



♦Spe	cification For TFT-LC	D Module Les	s Than 3, 5″:		(Ver.02)				
NO	Item		Criter	ion	Level				
		1. 1The part product	number is inconsisten ion.	t with work order of	Major				
01	Product condition	1. 2 Mixed product types.							
		1. 3 Assembled in inverse direction.							
02	Quantity	2. 1The quan	tity is inconsistent wit	th work order of producti	ion. Major				
03	Outline dimension	3.1 Product diagram	dimension and struct	ure must conform to stru	ucture Major				
		4, 1 Missing	line character and ico	n.	Major				
	Electrical Testing	4. 2 No function or no display.							
04		4. 3 Display malfunction.							
		4.4 LCD vie	wing angle defect.		Major				
		4.5 Current consumption exceeds product specifications.							
			Item	Acceptance (Q'ty)					
	Datisfact		Bright Dot	≦ 2					
	Dot defect	Dot	Dark Dot	≦ 3					
	(Bright dot 🕥	Defe	et Joint Dot	≦ 2					
05	Dark dot)		Total	≦ 3	Minor				
	On -display	5.1 Inspection pattern : full white , full black , Red , Green and							
		blue screens.							
		5. 2 It is define							
		5. 3 The dista	nnce between two dot o	detect ≥ 5 mm.					



♦Speci	ification For TFT-LCD N	Iodule Less Th	an 3.5″ :	itanian		(Ver.02)
NO	Item Black or white dot \ scratch \ contamination Bound type	6. 1 Round ty Dimension 0. 15 < 0. 20 <	$\begin{array}{r} \text{Cr} \\ \text{pe (Non-display)} \\ \text{n (diameter : } \Phi \\ \Phi \leq 0.15 \\ \text{c} \Phi \leq 0.20 \\ \text{c} \Phi \leq 0.30 \end{array}$	iterion y or display) Acco	7) : eptance (Q'ty) Ignore 2 2	Level
06	$\Phi = (x+y)/2$	6. 2 Line type	Φ > 0.30 Total (Non-display o	r display) :	0 3	Minor
	Line type	Length (L) L ≤5.0 	Width (W 0.03 < W W	$(W) \\ \leq 0.03 \\ \leq 0.05 \\ 7 > 0.05$	Acceptance (Q'ty) Ignore 3 As round type	
07	Polarizer	Dimension (0	diameter : Φ) $\Phi \leq 0.20$ $\Phi \leq 0.50$	Acc	eptance (Q'ty) Ignore 3	
07	Bubble	Te	$\Phi > 0.50$		Minor	



♦Speci	fication For TFT-LCD N	Nodule Less Than 3.5":		(Ver.02)
NO	Item	Criterion		Level
		Symbols : X : The length of crack Z : The thickness of crack t : The thickness of glass	Y : The width of crack. W : terminal length a : LCD side length	-
		 8.1 General glass chip: 8.1.1 Chip on panel surface and c 	rack between panels: X Y X Y	
08	The crack of glass		ING J	Minor
		Seal width	Y	
		XY	Z	
		≤ a Crack can't enter viewing area	$\leq 1/2 t$	
		$\leq a \qquad \begin{array}{c} Crack \ can't \ exceed \ the half \ of \ SP \ width. \end{array}$	$\frac{1}{2} t < \mathbf{Z} \leq t$	



Spec	rification For TFT-LCD	Module Less '	Than 3.5″:		(Ver.02)
NO	Item		Criterion		Level
		Symbols : X : The len Z : The thi t : The thi 8. 1. 2 Corr	Y : The width of crack. W : terminal length a : LCD side length		
		X	Y	Z	
		≦1/5 a	Crack can't enter viewing area	$Z \leq 1/2 t$	
		≦1/5 a	Crack can't exceed the half of SP width.	$1/2 t < Z \leq 2 t$	
08	The crack of glass	8. 2 Protru 8. 2. 1 Chi W Y W F Front Back	sion over terminal: p on electrode pad: X X $\leq a$ $\leq a$ $\leq a$	$X \qquad Y \qquad Z$ $X \qquad Z$ $X \qquad Z$ $1/2 W \qquad \leq t$ $W \qquad \leq 1/2 t$	Minor







♦Speci	ification For TFT-LC	CD Module Less Than 3, 5″ :	(Ver.02)
NO	Item	Criterion	Level
		9. 1 Backlight can't work normally.	Major
09	Backlight elements	9. 2 Backlight doesn't light or color is wrong.	Major
	09 Backlight elements 9.2 9.3 10.1 10.2 10.5	9. 3 Illumination source flickers when lit.	Major
		10. 1 Pin type > quantity > dimension must match type in structure diagram.	Major
		10. 2 No short circuits in components on PCB or FPC .	Major
10	General	10.3 Parts on PCB or FPC must be the same as on the production characteristic chart .There should be no wrong parts , missing parts or excess parts.	Major
10	appearance	10. 4 Product packaging must the same as specified on packaging specification sheet.	Minor
		10. 5 The folding and peeled off in polarizer are not acceptable.	Minor
		10. 6 The PCB or FPC between B/L assembled distance(PCB or FPC) is ≤1.5 mm.	Minor



4. RELIABILITY TEST

4.1 Reliability Test Condition

Ver.02

NO.	TEST ITEM	TEST CONDITION	
1	High Temperature Storage Test	Keep in +80 ±2°C 96 hrs Surrounding temperature, then storage at normal condition 4 hrs.	
2	Low Temperature Storage Test	Keep in -30 $\pm 2^{\circ}$ C 96 hrs Surrounding temperature, then storage at normal condition 4hrs.	
3	High Temperature / High Humidity Storage Test	Keep in +60℃ / 90% R.H duration for 96 hrs Surrounding temperature, then storage at normal condition 4hrs. (Excluding the polarizer)	
4	ESD Test	Air Discharge:Contact Discharge:Apply 2 KV with 5 timesApply 250 V with 5 timesDischarge for each polarity +/-discharge for each polarity +/-1. Temperature ambiance : 15°C ~35°C2. Humidity relative : 30% ~60%3. Energy Storage Capacitance(Cs+Cd) : 150pF±10%	
		 4. Discharge Resistance(Rd) : 330 Ω±10% 5. Discharge, mode of operation : Single Discharge (time between successive discharges at least 1 sec) (Tolerance if the output voltage indication : ±5%) 	
5	Temperature Cycling Storage Test	$\begin{array}{rcl} -20^{\circ}\mathbb{C} & \rightarrow & +25^{\circ}\mathbb{C} & \rightarrow & +70^{\circ}\mathbb{C} & \rightarrow & +25^{\circ}\mathbb{C} \\ (30 \text{mins}) & (5 \text{mins}) & (30 \text{mins}) & (5 \text{mins}) \\ & & & & & & \\ & & & & & & \\ & & & & $	
6	Vibration Test (Packaged)	 Sine wave 10~55 Hz frequency (1 min) The amplitude of vibration :1.5 mm Each direction (X \ Y \ Z) duration for 2 Hrs 	
7	Drop Test (Packaged)	Packing Weight (Kg) 0 ~ 45.4 45.4 ~ 90.8 90.8 ~ 454 0ver 454	Drop Height (cm) 122 76 61 46
		Drop direction : 1 corner / 3 edges / 6 sides each 1 times	



5. PRECAUTION RELATING PRODUCT HANDLING

5.1 SAFETY

- 5.1.1 If the LCD panel breaks, be careful not to get the liquid crystal to touch your skin.
- 5.1.2 If the liquid crystal touches your skin or clothes, please wash it off immediately by using soap and water.

5.2 HANDLING

- 5.2.1 Avoid any strong mechanical shock which can break the glass.
- 5.2.2 Avoid static electricity which can damage the CMOS LSI—When working with the module , be sure to ground your body and any electrical equipment you may be using.
- 5.2.3 Do not remove the panel or frame from the module.
- 5.2.4 The polarizing plate of the display is very fragile. So, please handle it very carefully, do not touch, push or rub the exposed polarizing with anything harder than an HB pencil lead (glass, tweezers, etc.)
- 5.2.5 Do not wipe the polarizing plate with a dry cloth , as it may easily scratch the surface of plate.
- 5.2.6 Do not touch the display area with bare hands , this will stain the display area.
- 5.2.7 Do not use ketonics solvent & aromatic solvent. Use with a soft cloth soaked with a cleaning naphtha solvent.
- 5.2.8 To control temperature and time of soldering is $320 \pm 10^{\circ}$ C and 3-5 sec.
- 5.2.9 To avoid liquid (include organic solvent) stained on LCM

5.3 STORAGE

- 5.3.1 Store the panel or module in a dark place where the temperature is $25^{\circ}C \pm 5^{\circ}C$ and the humidity is below 65% RH.
- 5.3.2 Do not place the module near organics solvents or corrosive gases.
- 5.3.3 Do not crush , shake , or jolt the module.

5.4 TERMS OF WARRANTY

5.4.1 Applicable warrant period

The period is within thirteen months since the date of shipping out under normal using and storage conditions.

5.4.2 Unaccepted responsibility

This product has been manufactured to your company's specification as a part for use in your company's general electronic products. It is guaranteed to perform according to delivery specifications. For any other use apart from general electronic equipment, we cannot take responsibility if the product is used in nuclear power control equipment, aerospace equipment, fire and security systems or any other applications in which there is a direct risk to human life and where extremely high levels of reliability are required.

POWERTIP



